NEWS
Tags: 

Intel and Micron part ways on 3D XPoint memory partnership

Micron and Intel have announced that their partnership to develop 3D XPoint memory will be disbanded over the next 12 months.

The partnership will be disbanded once the second generation of the technology has been completed next year. Technology development beyond the second generation of 3D XPoint technology will be pursued independently by the two companies.

‘Micron has a strong track record of innovation with 40 years of world-leading expertise in memory technology development, and we will continue driving the next generations of 3D XPoint technology,’ said Scott DeBoer, executive vice president of Technology Development at Micron.

‘We are excited about the products that we are developing based on this advanced technology, which will allow our customers to take advantage of unique memory and storage capabilities. By developing 3D XPoint technology independently, Micron can better optimize the technology for our product roadmap while maximising the benefits for our customers and shareholders’ added DeBoer.

‘Intel has developed a leadership position delivering a broad portfolio of Optane products across client and data centre markets with strong support from our customers,’ said Rob Crooke, senior vice president and general manager of Non-Volatile Memory Solutions Group at Intel Corporation. ‘Intel Optane’s direct connection to the world’s most advanced computing platforms is achieving breakthrough results in IT and consumer applications. We intend to build on this momentum and extend our leadership with Optane, which combined with our high-density 3D NAND technology offers the best solutions for today’s computing and storage needs.’

The two companies will continue to manufacture memory based on 3D XPoint technology at the Intel-Micron Flash Technologies (IMFT) facility in Lehi, Utah. 3D Xpoint is a new class of non-volatile memory designed to provide lower latency and greater endurance than NAND memory.

Other tags: 
Company: 
Twitter icon
Google icon
Del.icio.us icon
Digg icon
LinkedIn icon
Reddit icon
e-mail icon
Feature

Robert Roe reports on developments in AI that are helping to shape the future of high performance computing technology at the International Supercomputing Conference

Feature

James Reinders is a parallel programming and HPC expert with more than 27 years’ experience working for Intel until his retirement in 2017. In this article Reinders gives his take on the use of roofline estimation as a tool for code optimisation in HPC

Feature

Sophia Ktori concludes her two-part series exploring the use of laboratory informatics software in regulated industries.

Feature

As storage technology adapts to changing HPC workloads, Robert Roe looks at the technologies that could help to enhance performance and accessibility of
storage in HPC