PRESS RELEASE

MX series

Convey Computer has introduced a new computer architecture that, it says, directly addresses the computing needs of high-performance analytics applications. The MX series can run tens of thousands of threads of execution coupled with a smart memory system that can perform ‘in-memory’ arithmetic operations. Designed to scale up to 32 terabytes of physical memory, the MX series can exploit massive parallelism while efficiently handling hard-to-partition algorithms. Further features include a new suite of compilers and tools built on OpenMP, and a runtime thread library that takes advantage of hardware-based scheduling, avoiding the scaling bottlenecks typical of traditional thread-scheduling mechanisms.

 

Company: 
Feature

For functionality and security for externalised research, software providers have turned to the cloud, writes Sophia Ktori

Feature

Robert Roe investigates the growth in cloud technology which is being driven by scientific, engineering and HPC workflows through application specific hardware

Feature

Robert Roe learns that the NASA advanced supercomputing division (NAS) is optimising energy efficiency and water usage to maximise the facility’s potential to deliver computing services to its user community

Feature

Robert Roe investigates the use of technologies in HPC that could help shape the design of future supercomputers