PRESS RELEASE

GPI

Scapos has introduced GPI (Global Address Space Programming Interface), a new interface for application development for multicore architectures, which implements the PGAS (Partitioned Global Address Space) programming model.

The advantages of GPI are the communication performance at wire speed and its scalability on multicore systems. Several benchmarks demonstrate the excellent scalability of GPI, also in cases where MPI scales poorly. GPI directly extends the simple thread-based programming model from the node level to the cluster level. GPI works with Posix threads or with the optimised hardware-aware multicore thread package MCTP.

GPI handles all communication asynchronously without interrupting the CPU and allows perfect overlapping with computation. GPI is lightweight and easy to use and includes additional functionality like fast barriers, collective operations or atomic counters. Together with the simple execution model and the extensive environment checks, GPI with MCTP is the choice to program very large systems.

GPI was developed by Fraunhofer ITWM and has already successfully been used in various industrial application codes. Now GPI and MCTP are available as licensed products for C, C++ and Fortran under Linux through ITWM's marketing partner Scapos.

Company: 
Feature

For functionality and security for externalised research, software providers have turned to the cloud, writes Sophia Ktori

Feature

Robert Roe looks at the latest simulation techniques used in the design of industrial and commercial vehicles

Feature

Robert Roe investigates the growth in cloud technology which is being driven by scientific, engineering and HPC workflows through application specific hardware

Feature

Robert Roe learns that the NASA advanced supercomputing division (NAS) is optimising energy efficiency and water usage to maximise the facility’s potential to deliver computing services to its user community

Feature

Robert Roe investigates the use of technologies in HPC that could help shape the design of future supercomputers