PRESS RELEASE

CS300 with Intel Xeon Phi

Cray has announced that its CS300 line of cluster supercomputers is now available with the new Intel Xeon Phi coprocessor x100 family.

Based on Intel’s Many Integrated Core (MIC) architecture, the Intel Xeon Phi coprocessors are optimised to deliver the highest levels of parallel performance to power breakthrough innovations across an array of scientific fields.

'Our series of CS300 cluster supercomputers are powerful and manageable, and are designed to enable truly ground-breaking discoveries,' said Daniel Kim, senior vice president and general manager of cluster solutions at Cray. 'By adding Intel Xeon Phi coprocessors to our CS300 systems, our customers can optimise performance for highly parallel workloads while maintaining a unified hardware and software environment.'

'Intel Xeon Phi coprocessors use the same familiar programming model as the widely used Intel Xeon processors, allowing higher aggregate performance for today’s most demanding applications in the most efficient and time-effective way,' added Raj Hazra, vice president and general manager of technical computing group at Intel.

'Cray CS300 systems containing Intel Xeon processors and Intel Xeon Phi coprocessors deliver extreme performance for the highly parallel applications of the scientific community while maintaining the productivity benefits of familiar Intel CPU programming.'

Company: 
Feature

For functionality and security for externalised research, software providers have turned to the cloud, writes Sophia Ktori

Feature

Robert Roe looks at the latest simulation techniques used in the design of industrial and commercial vehicles

Feature

Robert Roe investigates the growth in cloud technology which is being driven by scientific, engineering and HPC workflows through application specific hardware

Feature

Robert Roe learns that the NASA advanced supercomputing division (NAS) is optimising energy efficiency and water usage to maximise the facility’s potential to deliver computing services to its user community

Feature

Robert Roe investigates the use of technologies in HPC that could help shape the design of future supercomputers