Eurotech teams up with German universities

Eurotech, a provider of embedded and supercomputing technologies, has signed an agreement with the University of Regensburg and the University of Wuppertal to deliver a new supercomputing architecture based on Intel Xeon Phi technology.  

In the project, which is funded by the DFG (Deutsche Forschungsgemeinschaft – German Research Foundation), Eurotech R&D and the University of Regensburg will collaborate to complete the high level design of the architecture. Eurotech will take responsibility for the detailed design and manufacturing of the prototype, leaving some aspects such as the cooling subsystem, rack design, and BMC firmware development to Regensburg.   

'We aim to deploy the first prototype of the QPACE2 machine by early 2014,' said Tilo Wettig of Regensburg University. 'The QPACE2 system will be optimised to accelerate Lattice QCD simulations. Although the initial focus will be in LQCD, the use of standard commercial components will guarantee compatibility with a wider range of application areas.'

The aim of the project is to design, develop and manufacture a high-performance architecture based on Intel Intel Xeon Phi, running the applications on them without the need of processors. The actual deliverable will be a 256 accelerators machine, with roughly 256 TFlops of peak performance.

Twitter icon
Google icon icon
Digg icon
LinkedIn icon
Reddit icon
e-mail icon

For functionality and security for externalised research, software providers have turned to the cloud, writes Sophia Ktori


Robert Roe looks at the latest simulation techniques used in the design of industrial and commercial vehicles


Robert Roe investigates the growth in cloud technology which is being driven by scientific, engineering and HPC workflows through application specific hardware


Robert Roe learns that the NASA advanced supercomputing division (NAS) is optimising energy efficiency and water usage to maximise the facility’s potential to deliver computing services to its user community


Robert Roe investigates the use of technologies in HPC that could help shape the design of future supercomputers